Band-to-band tunneling (BTBT) leakage due to high internal electric field (e-field) can degrade the retention time in scaled BJT-based capacitorless DRAM cells [1, 2]. In this paper, methods for improving the retention time of a BJTbased capacitorless DRAM cell are investigated. In addition, the impacts of random dopant fluctuations (RDF) and SOI thickness variations on sensing current are studied.
Introduction
Band-to-band tunneling (BTBT) leakage due to high internal electric field (e-field) can degrade the retention time in scaled BJT-based capacitorless DRAM cells [1, 2] . In this paper, methods for improving the retention time of a BJTbased capacitorless DRAM cell are investigated. In addition, the impacts of random dopant fluctuations (RDF) and SOI thickness variations on sensing current are studied.
Cell Design and Simulation
The capacitorless DRAM cell comprises a back-gated FDSOI MOSFET. The values of various cell design parameters (Table I) were selected according to [3, 4] , to be appropriate for the 22 nm CMOS technology node. The simulated fabrication process uses an epitaxial growth process to form faceted in-situ-doped (10 20 cm -3 ) raisedsource/drain regions -from which dopants are diffused to form the lightly doped source/drain extensions -to reduce series resistance with minimal increase in gate sidewall capacitance [4] . Sentaurus (version 2010.03 ) is used to simulate basic cell operations (Write, Hold, and Read) at room temperature. The durations of the write and read operations are each 20 ns. Fig. 1 shows the e-field contour maps for the Hold state, for a cell with 1 nm gate oxide thickness (T ox ) and 13 nm gate-sidewall spacer width (W spacer ) [3] . The operating voltages are shown in Table II . When holes are stored in the body (during the Hold1 condition; D1 Hold), the gate oxide must sustain e-field > 16 MV/cm (Fig. 2) , which presents reliability issue [5] . Therefore, a thicker gate oxide (T ox = 3 nm) should be used to guarantee gate oxide lifetime more than 10 years [5] . This is possible because BJT operation does not require a very thin gate oxide. When no holes are stored in the body (Hold0 state; D0 Hold), the e-field within the body at the source/drain junctions is relatively high (ref. Fig. 1 ). As a result, holes are injected into the body via BTBT (Fig. 3) , so that the Read0 current increases with Hold time (Fig. 4) . Thus, D0 Hold failure limits retention time of BJT-based capacitorless DRAM cells.
Mechanism Limiting Data Retention Time

Methods for Improving Retention Time
The source/drain junctions can be offset from the edges of the front gate electrode, to reduce the peak e-field between the body and the source/drain regions. In practice, this can be achieved by increasing W spacer . Fig. 5 shows how the peak e-field during D0 Hold operation decreases as W spacer increases from 17 nm to 25 nm. At the same time, however, the Read1 current decreases due to increased series resistance. The retention time (i.e. the Hold duration at which the difference between Read1 and Read0 currents, ΔI cell , falls below 60 uA/um) is maximized for W spacer = 21 nm (Fig. 6 ). Another approach to reduce BTBT during the D0 Hold operation is to optimize the front-gate bias voltage (Fig. 7) . 1-second retention time is achieved with the optimized BJT-mode capacitorless DRAM cell design and V g,Hold = -1.6V.
Impact of Random Dopant Fluctuations
Although the impact of RDF-induced performance variations in FDSOI MOSFETs has been studied for SRAM applications [3] , there have been very few simulation studies for capacitorless DRAM applications [6] . Fig. 8 shows examples of Kinetic Monte Carlo simulated structures for three cell designs: (Case A) optimized design for BJT-based operation; (Case B) longer gate length with narrower spacers to maintain the same footprint (L g = 41 nm, W spacer = 13 nm); (Case C) optimized design for MOSFET-based operation (using floating body effect; L g = 25 nm, T ox = 1 nm, W spacer = 13 nm). The operating voltages for the Case C are shown in Table III . Read1 and Read0 current distributions are compared in Fig. 9 . Matsuoka et al. introduced a signal sense margin (SSM) metric, based on measured variation data [7] : SSM  <ΔI cell > -4.5(σ Read0 current + σ Read1 current ); SSM > 0 is desirable.
Retention characteristics are compared for the three cell designs in Fig. 10 , and their SSM and retention times are summarized in Table IV . SSM is much larger for the optimized BJT-based capacitorless DRAM cell design because σ Read0 current is small (< 3 nA/um) and BJT operation suffers less from RDF effect (due to the current path). Fig. 11 shows how the Read0 and Read1 currents change with SOI body thickness (t Si ). From this it can be deduced that σ tSi = 1.6 Å [8] would result in σ Read1 current = 6.064 uA/um for Case A, which is larger than RDF-induced variation. SSM is still positive (94 uA/um), however.
Impact of SOI Thickness Variation
Conclusion
A relatively thick gate oxide (e.g. 3 nm) should be used in a BJT-based capacitorless DRAM to mitigate gate oxide reliability issues. Band-to-band tunneling during D0 Hold operation limits data retention time. By optimizing the spacer width as well as the operating voltages, retention time as long as 1 second should be attainable for a cell with 25 nm gate length. The current sense margin for the optimized BJT-based capacitorless DRAM cell design is very large, because of negligible RDF-induced variations in Read0 current. SOI-thickness variations will have larger impact, but adequate signal sense margin is expected for the 22 nm CMOS technology node. 
